



Microcontrollers

## Errata Sheet

---

V0.5, 2004-09-27

**Device** XC167CI-16FF, -16F20F, -16F40F  
**Stepping Code/Marking** ES-AC, AC  
**Package** P-TQFP-144-19

This Errata Sheet describes the deviations from the current user documentation.  
The module oriented classification and numbering system uses an ascending sequence over several derivatives, including already solved deviations. So gaps inside this enumeration can occur.

This Errata Sheet applies to all temperature (SAB-/SAF-/SAK-.....) and frequency versions (.20./.40.), unless explicitly noted otherwise.

### Current Documentation

- XC167CI Data Sheet - V1.0 Preliminary, 2002-10
- C166S V2 User's Manual (Core, Instruction Set) - V1.7, 2001-01
- XC167 System Units - Draft User's Manual V1.1, 2002-12
- XC167 Peripheral Units - Draft User's Manual V1.1, 2002-12

*Note: Devices additionally marked with EES- or ES- or E followed by a 3-digit date code are engineering samples which may not be completely tested in all functional and electrical characteristics, therefore they should be used for evaluation only.*

The specific test conditions for EES and ES are documented in a separate Status Sheet.

### Contents

#### Section

1. History List/Change Summary
2. Functional Problems
3. Deviations from Electrical- and Timing Specification
4. Application Hints
5. Documentation Update

## 1. History List/Change Summary

from Errata Sheet Rev. 0.4 for **XC167CI-16F** devices with marking **ES-AC, AC** to this Errata Sheet Rev. 0.5 for **XC167CI-16F** devices with marking **ES-AC, AC**:

Description of the following problems **added**:

- Frequency Limits for Flash Read Accesses (FCPUR\_X.162832): see section “Deviations from DC/AC Specification”
- Modification of register PLLCON while CPSYS = 1 (SCU\_X.008)
- Software or Watchdog Timer Reset while Oscillator is not locked (SCU\_X.009)
- ASC Autobaud Detection in 8-bit Modes with Parity (ASC\_X.001)

The following Application Hint has been **added**:

- Timing of Bit IRQD (IIC\_X.H2)
- Resetting and Disabling of the Real Time Clock (RTC\_X.H1.2, replaces RTC\_X.H1.1)

The following text has been added in section ‘**Documentation Update**’:

- duration of internal reset sequence:  $t_{\text{RST}} = (2^{\text{RSTLEN}}) / t_{\text{WDT}}$  (instead of  $(2^{\text{RSTLEN}+1}) / t_{\text{WDT}}$ )

## 1.1 Summary of Fixed Problems

Problem Name	Short Description	Fixed in Step
PORTS_X.009.1	Pins associated with External Bus Controller are driven after Software Reset in Single-Chip Mode (specific description for step (ES)-AB after correction of problem PORTS_X.007))	ES-AC
PORTS_X.010	Sleep and Power Down Mode Supply Current influenced by P3.5	ES-AC
SCU_X.007	Reset value of register FOCON after Software/Watchdog Timer reset	ES-AC

## 1.2 Summary of Open Problems

Problem Name	Short Description	Fixed in Step
EBC_X.003	TwinCAN access with EBC enabled	
CPU_X.002	Branch to wrong target after mispredicted JMPI	
CC6_X.002	T12 Shadow Transfer for Phase Delay Function	
ADC_X.003	Coincidence of Result Read and End of next Conversion or Start of Injected Conversion in Wait for Read Mode	
ADC_X.004	ADC Overrun Error Generation when result is read during last cycle of conversion	
SLEEP_X.001	Wake up trigger during last clock cycle before entry into sleep mode	
TwinCAN2.005	Double Send	
TwinCAN2.006	CPUUPD fast set/reset	
TwinCAN2.007	Transmit after error	
TwinCAN2.008	Double remote request	
ASC_X.001	ASC Autobaud Detection in 8-bit Modes with Parity	
SCU_X.008	Modification of register PLLCON while CPSYS = 1	
SCU_X.009	Software or Watchdog Timer Reset while Oscillator is not locked	
OCDS_X.001	BRKOUT# pulsing after Instruction Pointer Debug Event	
OCDS_X.002	OCDS indicates incorrect status after break_now requests if PSW.ILVL $\geq$ CMCTR.LEVEL	
OCE_X.001	Wrong MAC Flags are declared valid at Core - OCE interface	
TAP_X.85	Maximum ambient temperature during flash programming 85°C	
FCPUR_X.162832	Frequency Limits for Flash Read Accesses	

### 1.3 Summary of Application Hints

Name	Short Description	Remarks
CPU_X.H1	Configuration of Registers CPUCON1 and CPUCON2	
CPU_X.H2	Special Characteristics of I/O Areas	
FLASH_X.H1.1	Access to Flash Module after Program/Erase	steps $\geq$ AC
FLASH_X.H2.1	Access to Flash Module after Wake-Up from Sleep/Idle Mode or Shut-Down	steps $\geq$ AC
FLASH_X.H3.1	Read Access to internal Flash Module with modified Margin Level	
FLASH_X.H4	Minimum active time after wake-up from sleep or idle mode	
SLEEP_X.H1	Sleep Mode during PLL Reconfiguration	
SLEEP_X.H2	Wake-up from Sleep Mode in PLL bypass mode	
IDLE_X.H1	Entering Idle Mode after Flash Program/Erase	
ADC_X.H1	Polling of Bit ADBSY	
BREAK_X.H1	Break on MUL/DIV followed by zero-cycle jump	
BREAK_X.H2.1	Behavior of on-chip Peripherals after Break	
IIC_X.H1	Maximum IIC Bus Data Rate at low $f_{CPU}$	
IIC_X.H2	Timing of Bit IRQD	
POWER_X.H1	Initialization of SYSCON3 for Power Saving Modes	
POWER_X.H2.1	Power Consumption during Clock System Configuration	
RSTOUT_X.H1	RSTOUT# driven by weak driver during HW Reset	
SCU_X.H1	Shutdown handshake by software reset (SRST) instruction	
SCU_X.H2	Preservation of internal RAM contents after reset	
SCU_X.H3	Effect of PLLDIV on Duty Cycle of CLKOUT	
SCU_X.H4	Changing PLLCON in Emergency Mode	
RTC_X.H1.2	Resetting and Disabling of the Real Time Clock	
FOCON_X.H1	Read Access to register FOCON	
TwinCAN_X.H1	Minimum $f_{CAN}$ for TwinCAN module	see TwinCAN_X.D1
ADC_X.H2	Handling of Results of Injected Conversions by the A/D Converter	

## 2. Functional Problems

### EBC X.003: TwinCAN Access with EBC enabled

If the External Bus Controller (EBC) is enabled, a read or write access to the TwinCAN module fails when an external bus access with TCONCSx.PHA ≠ 00b precedes the TwinCAN access.

#### **Workaround:**

Since it is hard to predict the order of external bus and TwinCAN accesses (in particular when PEC transfers are involved), it is recommended to set bitfield PHA to '00' in all TCONCSx registers which are used for external bus accesses.

### CPU X.002: Branch to wrong target after mispredicted JMPI

After a JMPI is initially mispredicted according to the static branch prediction scheme of the C166S V2, code execution may continue at a wrong target address in the following situations:

#### **Situation I:**

- a memory write operation is processed by the DMU
- followed by a MUL(U)
- followed by the mispredicted JMPI

##### *Example\_1:*

```
MOV mem, [Rwn]
MUL R13, R14
JMPI cc_NV, [R6]
```

#### **Situation II:**

- MUL(U) or DIV(L/U/LU)
- followed by not-mispredicted zero-cycle jump (e.g. JMPA, JMPR, JMPS; bit CPUCON1.ZCJ = 1)
- followed by the mispredicted JMPI

##### *Example\_2a:*

```
MULU R13, R14
JMPA- cc_V, _some_target ; predicated not taken => correct
JMPI cc_NV, [R6]           ; taken, but predicted not taken
```

It could be possible that the JMPI is at the jump target of the JMPA, if it is taken:

##### *Example\_2b:*

```
MULU R13, R14
JMPA+ cc_NZ, _jmpi_addr   ; predicted taken => correct
.... other code ....
_jmpi_addr: JMPI cc_NV, [R6] ; taken but predicted not taken
```

#### **Effect on tools:**

In the **Altium/Tasking** compiler (v7.0 and above) the problem is not present. The result of a MUL/DIV instruction is available through the MDL/MDH SFRs. These SFRs are not allocatable by the register allocator. Therefore, the compiler always needs a MOV instruction to transfer MDL/H to a GPR. This avoids the problem.

In the RT- and FP-libraries (v7.0 and above) the problem was not found. Versions lower than v7.0 do not explicitly support the C166S V2 core.

In case optimizations are implemented in future versions which could cause this problem to occur, also a workaround will be included.

All **Keil** C166 tool Versions (compiler and libraries) since V3.xx do not generate a MUL(U) or a DIV(L/U/LU) followed by either of the jump instructions Jmpr, Jmps, Jmpa, Jmpi. Basically the support of the C166S V2 core requires anyway V4.21 or higher.

**Workarounds** (e.g. for program parts written in assembly language):

- generally disable overrun of pipeline bubbles by clearing bit CPUCON2.OVRUN (CPUCON2.4 = 0). This will result only in a negligible performance decrease, and will prohibit corruption of the target IP of the JMPI.

or:

- provide a NOP (or any other suitable instruction) between the MUL/DIV instructions and the succeeding jump in the above cases. To simplify, place a NOP between any MUL/DIV and a Jmpr, Jmps, Jmpa, Jmpi that might follow it. Other branches (CALLs, jump-on-bit instructions) do not need to be taken into account.

### **CC6 X.002: T12 Shadow Transfer for Phase Delay Function**

In Hall mode (T12MSELx = '1001'), T12 never reaches its period value in normal operation because a detected hall event on CCPOSx captures the actual T12 count value to CC60R (speed reference) and resets T12. But this period event is needed to trigger the shadow transfer of T12 registers, i.e. an update of the timer registers (e.g. CC61R as variable phase delay) is not possible. The shadow transfer should be triggered together with the reset event of T12.

**Workaround:**

The shadow registers of T12 are transparent if the timer is stopped and if the shadow transfer is enabled (STE12=1). Therefore it is possible to write the new value to the shadow registers by enabling the shadow transfer, stopping T12 and starting T12 again. This is equivalent to a hardware triggered shadow transfer event. Inevitably, some clocks for the capture/compare events are lost in between the stop / start operation. It has to be noted that bit STE12 is cleared by hardware after a shadow transfer event.

### **ADC X.003 Coincidence of Result Read and End of next Conversion or Start of Injected Conversion in Wait for Read Mode**

When the A/D Converter operates in Wait for read mode (bit ADWR = 1 in register ADC\_CON or ADC\_CTR0, respectively), and the result of a previous standard (non-injected) conversion #n is read from the result register (ADC\_DAT) **in the same clock cycle** as the ADC

- a) completes the next standard conversion #n+1,

or

- b) starts an injected conversion after conversion #n+1 has been completed at some earlier time,

the following problem will occur:

- the interrupt request flag ADCIR for standard conversions is **not** set
- the result of conversion #n+1 is **not** transferred to the result register ADC\_DAT

This leads to a lock situation where the ADC will not perform further standard conversions, since there is no trigger (interrupt request) for the PEC or interrupt service routines to read the results.

Further injected conversions are performed correctly.

## Workaround 1 (for standard conversions with or without injected conversions)

In order to avoid the problem, make sure that the method (interrupt routine or PEC transfer) that is used to read the results of standard conversions can keep track with the conversion rate of the ADC, i.e. make sure that no wait for result read situation occurs. In this context, the following points may be considered:

- assign the highest priority to the PEC channel or interrupt service routine, and use local register banks and the interrupt jump table cache (fast interrupt)
- check for long ATOMIC or EXTEND sequences, or phases where the interrupt system is temporarily disabled (e.g. by an operating system)
- extend the ADC conversion time (bit fields ADCTC, ADSTC)

### Workaround 2.1 (for standard conversions if no injected conversions are used)

Use an interrupt service routine to read the results of standard conversions from register DAT. In the interrupt service routine, read the result register DAT twice. In case a lock situation had occurred, the second (dummy) read access will terminate the lock situation: the next conversion result #n+1 will be transferred to DAT, and interrupt request flag ADCIR will be set, such that the result #n+1 will be read correctly in the associated interrupt service routine.

In contrast to Workaround 1, this workaround has less strict timing requirements, because it allows wait for read situations and handles the result management within the interrupt service routine. The interrupt request flag ADCIR is analyzed to identify and store new results.

The sequence in the interrupt service routine for standard conversions is e.g.:

```
...
MOV  [Rx+], [Ry]          ; read and store conversion result #n
; [Rx] points to table for results,
; [Ry] points to DAT
NOP              ; wait 3 clock cycles before reading ADCIR
NOP
NOP
JB   ADCIR, Label_Done  ; if ADCIR = 1, result of next conversion
; will be read in next invocation of this
; interrupt service routine (wait for read
; protection is effective)
ATOMIC #4
MOV dummy, DAT           ; second read of result #n (workaround)
NOP              ; wait 3 clock cycles before reading ADCIR
NOP
ATOMIC #3
JNB ADCIR, Label_Done  ; if ADCIR = 1, a conversion has just finished
BCLR ADCIR          ; clear interrupt request flag
MOV  [Rx+], [Ry]          ; read and store conversion result #n+1
; [Rx] points to table for results,
; [Ry] points to DAT
;
; if required: emulation of PEC COUNT function
; decrement counter for standard conversions
SUB s_count, #1
Label_Done:
SUB s_count, #1          ; decrement counter for standard conversions
JMPR cc_NZ, Label_End  ; if s_count = 0:
; include code for handling of s_count = 0
; (assumes that no further conversion is
; started after s_count = 0, and same
; interrupt as for reading the results is
; used)
...
Label_End:
...
RETI
```

This routine has only the timing requirement that the 7 instructions in the ATOMIC #4 /ATOMIC #3 sequence - from the dummy read until the result is stored in case a new conversion is finished – are executed within tc (ADC conversion time).

### **Workaround 2.2 (for standard conversions if injected conversions are used in parallel)**

Use an interrupt service routine to read the results of standard conversions from register DAT. In the interrupt service routine, read the result register DAT twice. In case a lock situation had occurred, the second (dummy) read access will terminate the lock situation: the next conversion result #n+1 will be transferred to DAT, and interrupt request flag ADCIR will be set, such that the result #n+1 will be read correctly in the associated interrupt service routine.

Interference with injected conversions is avoided by disabling them temporarily.

The sequence in the interrupt service routine for standard conversions is e.g.:

```

...
BCLR IEN           ; disable interrupts (to shorten time where
                    ; injected conversions are disabled)
BCLR ADCIN         ; temporarily disable injected conversions to
                    ; avoid conflict between read of DAT and start
                    ; of injected conversion for 2nd and 3rd read
                    ; of DAT (1st read covered by workaround)
MOV  [Rx+], [Ry]   ; read and store conversion result #n
                    ; [Rx] points to table for results,
                    ; [Ry] points to DAT
NOP               ; wait 3 clock cycles before reading ADCIR
NOP
NOP
NOP
JB   ADCIR, Label_Done ; if ADCIR = 1, result of next conversion
                    ; will be read in next invocation of this
                    ; interrupt service routine (wait for read
                    ; protection is effective)
                    ; second read of result #n (workaround)
                    ; wait 3 clock cycles before reading ADCIR
MOV  dummy, DAT
NOP
NOP
NOP
JNB  ADCIR, Label_Done ; if ADCIR = 1, a conversion has just finished
BCLR ADCIR          ; clear interrupt request flag
MOV  [Rx+], [Ry]   ; read and store conversion result #n+1
                    ; [Rx] points to table for results,
                    ; [Ry] points to DAT

                    ; if required: emulation of PEC COUNT function
                    ; decrement counter for standard conversions
SUB  s_count, #1
Label_Done:
BSET IEN           ; enable interrupt system again
BSET ADCIN          ; enable injected conversions again
SUB  s_count, #1
JMPR cc_NZ, Label_End
...
Label_End:
...
RETI

```

This routine has only timing requirement that the 7 instructions, from the dummy read (MOV dummy, DAT) until the result is stored in case a new conversion is finished, are executed within tc (ADC

conversion time). Note that this instruction sequence can not be interrupted, because interrupts have been disabled to avoid interference with injected conversions.

### **Workaround 3**

In order to avoid the problem, make sure that only one conversion is started at a time.

- a) For standard conversions:

Instead of continuous and auto scan conversion modes, use a sequence of fixed channel single conversions which are started in the ADC conversion complete interrupt service routine (triggered by ADCIR) after the result of the previous conversion has been read from register DAT.

- b) For injected conversions:

Instead of starting injected conversions by events of CAPCOM channel CC31, or by a period match of timer T13 (XC164/XC167 only), injected conversions may be started via software in the CC31 or T13 interrupt routine by setting bit ADCRQ = 1. In order to avoid that CC31 or T13 events directly trigger injected conversions while the enable bit ADCIN = 1, the enhanced mode should be used with bit ADCTS = 0 in register ADC\_CTR0.

Since the injected conversion is started by software in an interrupt service routine, no coincidence with an instruction that would read register DAT can occur.

### **ADC X.004 ADC Overrun Error Generation when result is read during last cycle of conversion**

When the A/D Converter operates without Wait for read mode (bit ADWR = 0 in register ADC\_CON or ADC\_CTR0, respectively), and the result of a previous conversion #n is read from the result register (ADC\_DAT) **one clock cycle** before the ADC completes the next standard conversion #n+1, the overrun error interrupt request flag ADEIR is already set to '1'. This means that ADEIR is set one clock cycle too early, and the result has not been overwritten. Flag ADCIR is set to '1' to indicate that a new result has been written to ADC\_DAT.

#### **Workaround:**

In the auto scan conversion modes, if an interrupt service routine is used to read the result from register ADC\_DAT, the channel number included in the 4 msbs ADC\_DAT[15:12] may be compared to the channel number of the previous conversion to identify an overrun situation.

### **SLEEP X.001 Wake up trigger during last clock cycle before entry into sleep mode**

When the wake up trigger (from the RTC, or from the NMI# or external interrupt input pin) occurs in a specific time window, the device will not wake up from sleep mode until a hardware reset is asserted on pin RSTIN#.

In general, this problem occurs when all of the following conditions are true:

- (1) the wake up trigger occurs during the last clock cycle before the device enters sleep mode
- (2) the VCO is involved in the clock generation (i.e. PLLCTRL = 11b, 10b, 01b)

The same effect may occur if (due to software malfunction) the device is about to enter sleep mode, and a watchdog timer reset occurs during the last clock cycle before the device enters sleep mode.

This problem does **not** occur in direct drive mode where the VCO is off (PLLCTRL = 00b)

## Workaround 1

In order to avoid the problem (when PLLCTRL ≠ 00b), make sure that the wake up trigger only occurs after the device has already entered sleep mode:

- check the RTC before entering sleep mode. If the wake up trigger will occur soon, either skip entry into sleep mode, or extend the time for the next wake up. If the RTC time interval is reprogrammed, make sure that no interrupt occurs between reprogramming and entry into sleep mode
- synchronize external wake up events such that they do not occur during the last clock cycles before sleep mode is entered. In case the CLKOUT signal is used for synchronization, please note the following:
  - o the internal spike filter on the external interrupt input pins may have a maximum delay of 100 ns
  - o if the output pins are switched off during sleep mode (SYSCON1.PDCFG = 01b), the last internal clock cycle is no longer visible on pin CLKOUT, i.e. the output drivers are turned off one cycle before the internal clock is turned off

## Workaround 2

Before entering sleep mode, set the PLL to a configuration where it can not lock (theoretical output frequency lower than VCO base frequency). After wake-up from sleep mode, reconfigure register PLLCON to the desired clock mode, e.g.:

```
... ; device is running in desired clock mode on
    ; desired target frequency
    ; disable interrupts
BCLR IEN
Label_enter_sleep:
    EXTR #1
    MOV PLLCON, #618Eh ; this configuration is expected not to allow
                        ; the PLL to lock
    IDLE ; enter sleep mode

Label_reconfigure_clock:
    EXTR #1 ; first instruction after wake up
    MOV PLLCON, #target_val ; reconfigure target clock mode and frequency

Label_wait_for_target_clk: ; if defined frequency is required: wait until
    MOV Rx, PLLCON ; target clock has stabilized (PLL0DIV ≠ 0Fh)
    CMP Rx, #target_val
    JMPC cc_NE, Label_wait_for_target_clk

    BSET IEN ; enable interrupts
...

```

## TwinCAN2.005:

### Double Send

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31	MOY	Under the following conditions, the problem described below will occur: Message Object X (MO <sub>X</sub> , lower priority) is in the process of actually being transmitted, and then the transmit request bit for Message Object Y (MO <sub>Y</sub> , higher priority) is set via the user software. Other message objects MO <sub>0</sub> ... MO <sub>n</sub> may be pending for transmission, where the priorities are MO <sub>0</sub> > ..> MO <sub>Y</sub> > .. > MO <sub>K</sub> ... > MO <sub>n</sub> > MO <sub>X</sub> . There is no message object MO <sub>k</sub> which has a valid transmit request and a lower message number than MO <sub>Y</sub> (priority of MO <sub>K</sub> < priority of MO <sub>Y</sub> ).  <b>Symptom</b> MO <sub>X</sub> is sent twice, MO <sub>Y</sub> is not sent.
Priority ↓	MOK	 <b>Detailed Description</b> MO <sub>X</sub> is sent, but neither the transmit request is cleared, nor bit INTPND is set. Also no transmit interrupt is requested for MO <sub>X</sub> . Instead, TXRQ of MO <sub>Y</sub> is cleared, INTPND of MO <sub>Y</sub> is set and a transmit interrupt is requested for MO <sub>Y</sub> (if enabled), although MO <sub>Y</sub> has actually not been transmitted. If NEWDAT has been set for message object MO <sub>Y</sub> , then MO <sub>Y</sub> is setup for transmission by the TwinCAN additionally to the INTPND, otherwise MO <sub>K</sub> will be transmitted. If NEWDAT has not been set for message object MO <sub>Y</sub> , then MO <sub>Y</sub> will not be transmitted at all, but the INTPND is set. As TxRQ has not been cleared for MO <sub>X</sub> , MO <sub>X</sub> will be transmitted a second time. The gateway mode is affected as well.
MOX		In case the STT bit is used, the error will occur in any case.

### Workarounds

- a) Remote frames have to be forbidden; otherwise an "uncontrolled" TxRQ will be set. Set Message Object Transmit Requests (TxRQs) in order from 0 to 31, rather than at random. This could be done by implementing a software array for transmit requests TxRQs[32]. When a TxRQ bit for a Message Object has to be set, the software should write to the corresponding location within the software array. On a regular basis, all transmit requests then have to be reset and set according to the settings within the software array, to enable all message objects with TxRQs to be updated in the correct order. Between reset and set the application has to wait for the length of two CAN frames.  
In order to use the gateway mode, do not set the GDFS bit in MSGFGCR.
- b) Under the same software control as in workaround a) TxRQs can be set, as long as CPUUPD is set and only reset in the natural order. In this case Remote Frames are allowed.

Sample for workaround a)

In a for-loop the following takes place:

```
for (i=0;i<32;i++)
  if (TxRQ[i])  Message_Object[i].MSGCTR=0xe7ff
    (Send this message [TxRq=Request to Send]
```

Simplified sample code:

```
interrupt (CC1_T0INT) void CC1_viTmr0(void) // Interrupt which takes place on a regular base
{
    int ubObjNr; // Message Object Number

    for (ubObjNr=0;ubObjNr<32;ubObjNr++)
    {
        if (CAN_HWOBJ[ubObjNr].uwMSGCTR & 0x2000) //for all message objects do
        {
            CAN_HWOBJ[ubObjNr].uwMSGCTR=0xFFFF; //if TxRQ is still set for MOX
            if (!(CAN_HWOBJ[ubObjNr].uwMSGCTR & 0x2)) //In case the message has been transmitted before
                //resetting the TxRQ, here the INTPND is detected
                TXRQs[ubObjNr]=1; //Set TxRQ in Softwaretable
        }
    }
    Wait the length of two CAN frames
    for (ubObjNr=0;ubObjNr<32;ubObjNr++)
    {
        if (TXRQs[ubObjNr]) //for all message objects do
        {
            if (CAN_HWOBJ[ubObjNr].uwMSGCTR & 0x2) // if TxRQ is set in Softwaretable for MOX
            {
                TXRQs[ubObjNr]=0; // In case the message has been transmitted before
                //resetting the TxRQ, here the INTPND is detected
                //Reset TxRQ in Softwaretable
            }
            else
            {
                CAN_HWOBJ[ubObjNr].uwMSGCTR=0xe7ff; // Set TxRQ
                TXRQs[ubObjNr]=0; //reset TxRQ in Softwaretable
            }
        }
    }
}

} // End of function CC1_viTmr0
```

## TwinCAN2.006: CPUUPD fast set/reset

In case TxRQ is set and CPUUPD in MSGCTR is set and reset within forty CAN cycles, the message data might be corrupted.

### Detailed Description

If a transmit request is set for a message object, and this object is currently transmitted, while at the same time the user application set CPUUPD to change the information, then a mixture of the former information and new information may be sent. This is only the case if CPUUPD is set and reset within 40 CAN cycles.

### Workarounds

- Between setting and resetting CPUUPD there has to be a time distance of 40 CAN cycles.
- Use MSGVAL  
The application will have the following restrictions:
  - Remote frames will not be received by the message object during the time, where the message object is tagged invalid.
  - You may lose the transmit interrupt for the already set transmit request.
- In case no remote frames exist in the system: reset TxRQ and set CPUUPD, change the message object and set TxRQ and reset CPUUPD again.

## **TwinCAN2.007:      Transmit after Error**

During a CAN error, transmission may stop (after EOF or an error frame), until a successful reception or a write access to the TwinCAN module.

### **Detailed Description**

In case of a CAN error and there is no other activity on the CAN module (e.g. frame reception / frame transmission on the other CAN node / write access to any CAN register), the transmission of messages may stop, even if some transmit requests are still set.

The CAN module will start transmitting immediately, after a reception or a write access to the module.

### **Workarounds**

- a) Write periodically 0xFFFF to one of the MSGCTR<sub>x</sub> registers, as this value is having no effect on the register.
- b) In case writing to a CAN register shall be the exception, use the last error code (LEC) interrupt. This shall start writing to one of the MSGCTR<sub>x</sub> register 0xFFFF, in case the LEC value is unequal to 0.

## **TwinCAN2.008:      Double remote request**

After the transmission of the remote request, TXRQ is not cleared in the receive object, if NEWDAT is set. As a consequence the remote request is transmitted once again.

### **Workaround:**

Clear NEWDAT after the reception of a data frame.

## **ASC X.001    ASC Autobaud Detection in 8-bit Modes with Parity**

The Autobaud Detection feature of the Asynchronous/Synchronous Serial Interface (ASC) does not work correctly for **8-bit modes with even or odd parity**.

The Autobaud Detection feature works correctly for 7-bit modes with even or odd parity, and for 8-bit modes without parity.

**Workaround:** None

## **SCU X.008    Modification of register PLLCON while CPSYS = 1**

After a hardware reset, if bit SYSCON1.CPSYS has been set to '1' by software, certain modifications of the clock generation mode in bit field **PLLCON.PLLCTRL** will result in incorrect clock control behavior. The following PLLCTRL transitions will result in incorrect behavior, and must be avoided by the user:

- (1) 1xb → 0xb (x = don't care)
- (2) 00b → any value other than 00b
- (3) 01b → any value other than 01b

These transitions include not only explicit modifications of PLLCON by software, but also implicit modifications of PLLCON by a watchdog timer or software reset (instruction SRST).

A watchdog timer or software reset will implicitly set PLLCON.PLLCTRL to

- a) **01b** (VCO bypass with oscillator watchdog) if pin **EA#** is sampled **high** (start from internal flash)

- b1) **01b** (VCO bypass with oscillator watchdog) if pin EA# is sampled low, and P0H.[7:5] = 000b or 011b, and ALE = low and RD# = high
- b2) **00b** (VCO bypass without oscillator watchdog) if pin EA# is sampled low, and P0H.[7:5] = 000b or 011b, and both ALE and RD# are low
- b3) **11b** (PLL mode) for all other combinations of P0H.[7:5] if pin EA# is sampled low

Note that register SYSCON1 is only cleared after a hardware reset, therefore bit CPSYS remains at '1' after a software or watchdog timer reset once it had been set by software.

If CPSYS = 1, and any of the above mentioned PLLCTRL transitions ((1) ... (3)) are executed due to an explicit or implicit write to PLLCON, the following effect will occur:

- the clock system is reconfigured according to the value written to register PLLCON, but flag PLLWRI remains set at '1'
- no further reconfigurations or modifications of the clock system are possible, neither by writing to PLLCON by software nor by a watchdog timer or software reset.

The locked state of PLLCON can only be resolved by a hardware reset.

### **Workaround 1**

Leave SYSCON1.CPSYS = 0 (default after hardware reset).

### **Workaround 2**

If CPSYS = 1, before performing a software reset or modifications of PLLCTRL that result in state transitions other than  $1Xb \leftrightarrow 1Xb$ , set CPSYS = 0.

Note that a watchdog timer overflow that causes state transitions of PLLCTRL from  $1X \leftrightarrow 0X$  or from  $00 \leftrightarrow 01$ , and which occurs while CPSYS = 1, still leads to a locked state of PLLCON.

### **Workaround 3**

If CPSYS = 1, in order to avoid a locked state of PLLCON after a watchdog timer or software reset, select the clocking mode in PLLCTRL such that it is either identical to the status after reset (see a) .. b3) above), or such that only state transitions from  $1Xb \leftrightarrow 1Xb$  will occur.

Example:

for single chip mode (EA# = high), e.g. the following sequence is recommended:

- (1) clear CPSYS = 0
- (2) program PLLCON with setting which selects PLLCTRL = 01b (same setting as default setting after reset)
- (3) set CPSYS = 1

If a reset occurs at this point, the internal initialization phase will write the same PLLCTRL value that is already in effect, and therefore no problem will occur.

## **SCU X.009 Software or Watchdog Timer Reset while Oscillator is not locked**

If a software reset (instruction SRST) is executed, or a watchdog timer overflow occurs while the oscillator has not yet locked (i.e. 2048 clock cycles that exceed the XTAL1 input hysteresis have been counted), the clock system will remain in the state it had before entry into sleep mode.

This problem occurs **after wake-up from sleep mode**, if the clock at XTAL1 was switched off during sleep mode, i.e. the RTC is not running on the clock derived from XTAL1, and SRST is executed or a watchdog overflow occurs before the oscillator has locked (flag OSCLOCK = 1).

If this failure mode has been entered, write accesses to register PLLCON have no effect. Entry into sleep mode or further internal resets (SRST or WDT reset) will not change the settings of the clock system. Also, if an oscillator fail condition or PLL unlock event occurs in this mode, the clock system will remain unchanged. However, a PLL/OWD interrupt (flag PLLIR) will be generated.

The failure mode can only be resolved by a hardware reset (rising edge at pin RSTIN#).

### **Workaround 1**

Before executing a SRST instruction, wait until the clock system is stable.

- If the PLL is used in locked mode, wait until OSCLOCK = 1, PLLLOCK = 1, and PLLWRI = 0.
- For other clock configurations, wait until OSCLOCK = 1 and PLLWRI = 0.

Make sure that the remaining watchdog time interval will cover the oscillator start-up and lock time after wake-up from sleep mode. This is typically about 6 ms for a 4 MHz crystal, and about 1 ms for a 16 MHz crystal.

### **Workaround 2**

Use an external clock source with permanent oscillation. In this case, only 2048 clock cycles need to be considered for the remaining watchdog time interval

## **Items in OCDS and OCE Modules**

The following issues have been found in the OCDS and OCE modules. Please see the debugger or emulator manufacturer's documentation whether or not these issues actually cause a problem or restriction when the respective tool is used.

### **OCDS X.001: BRKOUT# pulsing after Instruction Pointer Debug Event**

When the ACTIVATE\_PIN bit of any DxxEVT register is set and a debug event occurs, the BRKOUT# pin is supposed to be asserted as long as the debug event condition is met.

However, when software debug mode is specified as event action in addition to asserting BRKOUT#, and the jump into the monitor program takes place, BRKOUT# will toggle once for each instruction of the monitor program that is executed.

This problem does not occur when software debug mode is not specified as event action, e.g. when halt debug mode is used.

#### **Workaround:**

Set DxxEVT.ACTIVATE\_PIN = 0 at the beginning of the monitor program, and set DxxEVT.ACTIVATE\_PIN = 1 at the end. Note that not all toggles (first/last instruction of monitor program) can be avoided by this method.

**OCDS X.002:**      **OCDS indicates incorrect status after break\_now requests if PSW.ILVL ≥ CMCTR.LEVEL**

When the OCDS processes a break\_now request while the CPU priority level (in PSW.ILVL) is not lower than the OCDS break level (in CMCTR.LEVEL), the actual break is delayed until either PSW.ILVL or CMCTR.LEVEL is reprogrammed such that CMCTR.LEVEL > PSW.ILVL. If in the meantime further debug events have occurred, register DBGSR will still indicate the status of the first break\_now request. If e.g. a software break is executed, the OCDS will accept this, but register DBGSR will indicate the wrong cause of break.

**Workarounds:**

1. If the application uses tasks with different levels and debugging is to take place using the OCDS break level feature (e.g. only tasks up to a maximum level are halted, higher-level tasks aren't halted, and the OCDS level is programmed in between), there is no problem if:
  - only classic hardware breakpoints (IP address) or software breakpoints are used (i.e. no trigger on address, data, TASKID)
  - no external pin assertions are used to trigger breaks
  - no direct writes to DBGSR.DEBUG\_STATE are used to force breaks
2. If break\_now request sources are to be used, the maximum level of the application (PSW.ILVL) should always be lower than the programmed OCDS break level (e.g. PSW.ILVL ≤ 14d, CMCTR.LEVEL = 15d). This means that all generated break\_now requests by the OCDS will always be accepted, independent of the CPU / interrupt priority.

**OCE X.001:**      **Wrong MAC Flags are declared valid at Core - OCE interface**

In case a MAC instruction (Co...) is directly followed by a MOV MSW, #data16 instruction, the upper byte of data16 is output instead of the flags corresponding to the MAC instruction. The bug was found with code:

```
coshr #00001h  
mov MSW, #00100h (+ other variations of data16)
```

**Workaround:**

Add a NOP between the two instructions:

```
coshr #00001h  
nop  
mov MSW, #00100h (+ other variations of data16)
```

### 3. Deviations from Electrical and Timing Specification

Reference: XC167CI Data Sheet – V1.0, 2002-10 (see also Status Sheet)

The following restrictions should be considered:

Symbol	Parameter	Value
TAP_X.85	Maximum ambient temperature during flash programming	$T_A < 85^\circ\text{C}$ ( <b>SAK</b> version only)

#### FCPUR X.162832 Frequency Limits for Flash Read Accesses

For instruction and data read accesses to the internal flash module (including programming and erase sequences), the frequency limits listed below must be considered, otherwise instructions and operands read from the internal flash may become incorrect.

The problem depends primarily on the internal frequency  $f_{\text{CPU}}$  and the number of wait states selected for the flash module (bit field WSFLASH in register IMBCTR). It is statistically more likely to occur when the ambient temperature  $T_A$  is in the upper region of the specified range, and when the internal supply voltage  $V_{\text{DDI}}$  is in the lower region of the specified range. When the problem occurs, this typically results in a class B trap (program access error, indicated by flag PACER = 1 in register TFR), while the flash status register FSR signals single or double bit errors.

For applications that exceed a specific frequency limit at a given maximum ambient temperature  $T_A$ , an additional wait state for the flash module will avoid the problem as listed in the tables below.

**No problem** will occur in applications that use the following settings and limits:

**a) Ambient Temperature  $-40^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$**

$f_{\text{CPU}}$	Number of wait states for flash module
$f_{\text{CPU}} \leq 16 \text{ MHz}$	0 WS (WSFLASH = 00b)
$16 \text{ MHz} < f_{\text{CPU}} \leq 32 \text{ MHz}$	1 WS (WSFLASH = 01b) default after reset
$f_{\text{CPU}} > 32 \text{ MHz}$	2 WS (WSFLASH = 10b)

**b) Ambient Temperature  $T_A > 85^\circ\text{C}$**

$f_{\text{CPU}}$	Number of wait states for flash module
$f_{\text{CPU}} \leq 16 \text{ MHz}$	0 WS (WSFLASH = 00b)
$16 \text{ MHz} < f_{\text{CPU}} \leq 28 \text{ MHz}$	1 WS (WSFLASH = 01b) default after reset
$f_{\text{CPU}} > 28 \text{ MHz}$	2 WS (WSFLASH = 10b)

Note:  $f_{\text{CPU}}(\text{max}) = 40 \text{ MHz}$  for devices marked .40F, and  $f_{\text{CPU}}(\text{max}) = 20 \text{ MHz}$  for devices marked .20F.

The performance decrease due to an additional wait state depends on the individual characteristics of the software. Due to the internal instruction prefetch queue, the average performance decrease when using 1 wait state instead of 0 wait states is expected to be approximately 5%, and approximately 15% when using 2 wait states instead of 1 wait state.

## 4. Application Hints

### **CPU X.H1 Configuration of Registers CPUCON1 and CPUCON2**

The default values of registers CPUCON1 and CPUCON2 have been chosen to provide optimized performance directly after reset. It is recommended

- not to modify the performance related parts (3 LSBs) of register CPUCON1
- not to modify register CPUCON2, except for test purposes or for enabling specific workarounds under special conditions (see e.g. problem CPU\_X.002 or application hint BREAK\_X.H1).

**CPUCON2:** reset/recommended value = 8FBBh ; enables several performance features

**CPUCON1:** reset/recommended value = 0..0 0XXX X111; only the 3 lsbs are performance related

Bit Position	Field Name	Value	Description
CPUCON1.[15:7]		0	reserved
CPUCON1.[6:5]	VECSC	00	scaling factor for vector table, value depends on application, '00' is compatible to C166 systems
CPUCON1.4	WDTCTL	0	configuration for scope and function of DISWDT/ENWDT instructions, value depends on application, '0' is compatible to C166 systems
CPUCON1.3	SGTDIS	0	segmentation enable/disable control, value depends on application
CPUCON1.2	INTSCXT	1	enable interruptibility of switch context
CPUCON1.1	BP	1	enable branch prediction unit
CPUCON1.0	ZCJ	1	enable zero cycle jump function

### **CPU X.H2 Special Characteristics of I/O Areas**

As an element of performance optimization, the pipeline of the C166S V2 core may perform speculative read accesses under specific conditions. In case the prediction for the speculative read was wrong, the read to the actually required location is restarted. While this method is uncritical e.g. for accesses to non-volatile memories or SRAMs, it may cause problems on devices which do not tolerate speculative reads (e.g. FIFOs which are advanced on every read access).

No speculative reads are performed in memory areas which are marked as I/O area. This memory area includes

- the SFR and ESFR space (e.g. with buffers for received data from serial interfaces or A/D results)
- the 4 Kbyte internal I/O area (00'E000h..00'EFFFh), including IIC and SDLM module on XC161
- the 2 Mbyte external I/O area (20'0000h..3F'FFFFh), including the TwinCAN module (default: from 20'0000h .. 20'07FFh)

It is therefore recommended to map devices which do not tolerate speculative reads into the 2 Mbyte external I/O area (20'0000h..3F'FFFFh).

For further special properties of the I/O areas, see section 3.6 (IO Areas) the XC167-16 System Units User's Manual, V2.0.

## **FLASH X.H1.1 Access to Flash Module after Program/Erase**

After the last instruction of a program or erase command, the BUSY bit in register FSR is set to '1' (status = busy) after a delay of one instruction cycle. When polling the BUSY flag, one NOP or other instruction which is not evaluating the BUSY flag must be inserted after the last instruction of a program or erase command.

No additional delay is required when performing the first operand read or instruction fetch access from the flash module after the BUSY bit has returned to '0' (status = not busy).

## **FLASH X.H2.1 Access to Flash Module after Wake-Up from Sleep/Idle Mode or Shut-Down**

In order to reduce power consumption, the devices of the XC166 family allow to selectively disable individual modules. The flash module may be disabled upon entry into Idle or Sleep mode (selection in register SYSCON1), and it will be automatically re-enabled after wake-up from idle/sleep. Like other on-chip peripheral modules, the flash module may also be shut down/turned on by software (flexible peripheral management via register SYSCON3) while not required during specific operating periods of an application. Since the transition from active to inactive state (and vice versa) requires several clock cycles, some special situations have to be considered when access to the flash is required directly after wake-up:

If during entry into **sleep** or **idle** mode where the flash module shall be disabled (bit field **PFCFG** = 01b in register **SYSCON1**),

- a wake-up event (PEC, interrupt, NMI#) occurs **before** the flash deactivation process is complete,
- and the corresponding PEC transfer or interrupt/trap routine wants to access operands or instructions in the internal flash

then the flash access is automatically delayed until the flash is ready again.

When the flash is disabled by software (**shut-down**) by writing bit **PFMDIS** = 1 in register **SYSCON3**,

- and it is (at some later time) enabled again by writing PFMDIS = 0
- and the instruction immediately following the instruction which sets PFMDIS = 0 is fetched or reads operands from internal flash

then the PACER flag in register TFR is set and the BTRAP routine is entered.

Therefore, it is recommended to insert 4 NOPs before the internal flash is accessed again after PFMDIS has been set to 0.

## **FLASH X.H3.1 Read Access to internal Flash Module with modified Margin Level**

1. When the internal flash module is read (e.g. for test purposes) with bit field margin = 0001b (low level margin) in register MAR, an additional wait state must be used, i.e.
  - bit field WSFLASH in register IMBCTR must be set to 10b for fcpu > 20 MHz,
  - bit field WSFLASH in register IMBCTR must be 01b (default after HW reset) for fcpu < 20 MHz
2. When writing to the Margin Control Register MAR (with the Write Margin command), bit MAR.7 must be written as '1'.

## **FLASH X.H4 Minimum active time after wake-up from sleep or idle mode**

If the flash module is automatically disabled upon entry into sleep or idle mode (bit field **PFCFG** = 01b in register **SYSCON1**), sleep or idle mode should not be re-entered before a minimum active ("awake") time has elapsed. Otherwise, the current consumption during this sleep/idle phase will be ~ 1 mA above the specified limits of the Data Sheet. Therefore,

- If code is executed from the **internal flash** after wake-up, at least 16 instructions should be executed from the internal flash before re-entering sleep/idle mode. This ensures that the flash module is actually accessed after wake-up, since more instructions are required than can be stored in the prefetch queue.
- If code is executed from **external memory or PRAM**, wait until the flash BUSY bit returns to '0' before re-entering sleep/idle mode.
- If **PEC transfers** with automatic return to sleep/idle mode shall be triggered by the wake-up event, use e.g. the following procedure:
  - use an auxiliary routine in internal flash that waits until the flash is ready after wake-up from sleep or idle mode, e.g.
  - define a semaphore bit that is set to '1' before the IDLE instruction is executed. All trap and interrupt service routines invoked after wake up from idle/sleep should clear this bit to '0'
  - disable interrupts
  - execute the IDLE instruction
  - if idle or sleep mode is terminated by an interrupt request, the instructions following the IDLE instruction will be executed (the interrupt request flags remain set)
  - if idle or sleep mode was terminated by an NMI#, the trap handler will be invoked
  - enable interrupts to allow prioritization of requests for interrupt or PEC service
  - the instructions following the IDLE instruction should test the flash BUSY bit in register FSR; when the flash is ready, and at least 12 instructions have been executed after the interrupt system has been enabled, and if the semaphore bit is still at '1' (i.e. no interrupts/traps have occurred), disable interrupts and return to the IDLE instruction

## SLEEP X.H1 Sleep Mode during PLL Reconfiguration

The PLL may be reconfigured by software by modifying the settings in register PLLCON. When PLLCON is written to, and the PLL was locked at that time, flag PLLLOCK in register SYSSTAT is cleared to '0' to indicate that a reconfiguration of the clock system is in progress. In addition, in order not to exceed the internal frequency limits, the clock divider K is set to 16, such that  $f_{PLL} = f_{VCO}/16$ . This is indicated in bit field PLLODIV in register PLLCON, which returns the value Fh when read during this reconfiguration phase. When the reconfiguration is complete, PLLLOCK = 1 and PLLODIV returns the value which was written to PLLCON.

When the PLL is about to be reconfigured (i.e. an instruction which writes to PLLCON has been executed, and no bypass mode has been selected), and sleep mode is entered (instruction IDLE is executed) before the PLL has locked on the new frequency, then, after wake-up from sleep mode, the device will stay in clock system emergency mode (flagged by SYSSTAT.PLLEM=1) with  $f_{PLL} = f_{VCO}/16$  (even after the oscillator has locked again).

Therefore, it is recommended not to enter sleep mode before the PLL has locked (i.e. wait until bit OSCLOCK = 1, PLLLOCK = 1 and bit field PLLODIV < 0Fh)

## SLEEP X.H2 Wake-up from Sleep Mode in PLL bypass mode

There are two possible PLL wake-up behaviors, depending on the PLL control setting used during entry into sleep mode:

- If the PLL is turned **off** (PLLCTRL = 00b, VCO is off), then the device will continue to run on the frequency derived from the external oscillator input after wake-up from sleep. With this mode, there is no oscillator watchdog function, and the system will not be clocked until the clock signal at the external oscillator input exceeds the input hysteresis (typ. a few ms, depending on external crystal/oscillator circuit).
- If the PLL is turned **on** (PLLCTRL not 00b, VCO is on), then the device will wake-up and run using the internal PLL base frequency from the VCO. This mode allows for faster system start after wake-up.

Note that in either case, the PLL is turned off during sleep mode, and does not contribute to any additional power consumption.

## **IDLE X.H1**      **Entering Idle Mode after Flash Program/Erase**

After a program/erase operation, idle mode should not be entered before the BUSY bit in register FSR has returned to '0' (status = not busy).

## **ADC X.H1**      **Polling of Bit ADBSY**

After an A/D conversion is started (standard conversion by setting bit ADST = 1, injected conversion by setting ADCRQ = 1), flag ADBSY is set 5 clock cycles later. When polling for the end of a conversion, it is therefore recommended to check e.g. the interrupt request flags ADC\_CIC\_IR (for standard conversions) or ADC\_EIC\_IR (for injected conversions) instead of ADBSY.

## **BREAK X.H1**      **Break on MUL/DIV followed by zero-cycle jump**

When a MUL or DIV instruction is immediately followed by a falsely predicted conditional zero-cycle jump (JMPR or JMPA on any condition other than cc\_UC),

**and**

- either a 'break now' request is set at the time the MUL / DIV instruction is being executed (i.e. a break request on operand address, data, task ID, BRKIN# pin etc. is generated by one of the instructions (may be up to four) preceding MUL/DIV)
- or a 'break-before-make' request (break on IP address) is derived from the instruction immediately following the jump (jump target or linear following address, depending whether the jump is taken or not )

then the internal program counter will be corrupted (equal to last value before jump), which will lead to a false update of the IP with the next instruction modifying the IP.

This problem occurs for debugging with OCDS as well as with OCE.

**Note:** The **Tasking** and **Keil** compilers (including libraries) do not generate this type of critical instruction sequence.

### **Workarounds (choices):**

For assembler programmers, one of the following workarounds may be used

- (1) disable zero-cycle operation for jumps when debugging code (set CPUCON1.ZCJ to '0'), or
- (2) include a NOP after any MUL/DIV instruction followed by a conditional jump (JMPR, JMPA), or
- (3) do not set any 'break-before-make'-type breakpoints on the instruction following the jump, or 'break now'-type breakpoints shortly before or on the MUL / DIV instructions

## **BREAK X.H2.1**      **Behavior of on-chip Peripherals after Break**

When a breakpoint is hit, the on-chip peripherals continue their operation. The settings in register OPSEN have no effect.

The Watchdog Timer is stopped when a breakpoint is hit.

### **Recommendation:**

The debugger (or application program) may stop/restart the on-chip peripherals by setting/clearing the corresponding disable bits in register SYSCON3. With an OCDS debugger, this may be achieved using the debug event action 'call a monitor', and executing an instruction sequence to modify SYSCON3 e.g. from the PSRAM. See debugger documentation for details.

The ADC, CAN, and CAPCOM6 modules (CAPCOM6: not in XC161CJ) will complete the currently active action, while the other peripherals will immediately accept the shutdown request when SYSCON3 is written. Note that register SYSCON3 is write protected after the execution of EINIT.

Registers of peripherals which are stopped this way can be read, but not written. A read access will not trigger any actions within a disabled peripheral.

**Note:**

for devices marked as **TC1-EES and corresponding Emulation Devices**, the following different behavior will occur:

When a breakpoint is hit, the on-chip peripherals selected in register OPSEN are stopped and placed in power-down mode the same way as if disabled via register SYSCON3. The CAPCOM6 module (not in XC161CJ) will complete the currently active action, while the other peripherals will immediately accept the shutdown request. Note that no bits are defined in register OPSEN for the ADC, CAN and SDLM modules (SDLM: XC161CJ only).

**Recommendation:**

The ADC, CAN and SDLM module may be stopped/restarted by setting/clearing the corresponding disable bits in register SYSCON3. With the OCDS, this may be achieved using the debug event action 'call a monitor', and executing an instruction sequence to modify SYSCON3 e.g. from the PSRAM. The ADC and CAN module will complete the currently active action before acknowledging the shutdown request when SYSCON3 is written. Note that register SYSCON3 is write protected after the execution of EINIT, and that no disable bit is implemented for the RTC in TC1 devices.

Note also the following documentation updates for some versions of the User's Manual, volume System Units:

Register Bit	Function	Device
SYSCON3.12	SDLMSEN	XC161CJ-16F
SYSCON3.10	ASC1DIS	all XC16x
SYSCON3.8	CC6DIS	XC164, XC167
OPSEN.13	CANSEN	all XC16x
OPSEN.12	SDLMSEN	XC161CJ-16F
OPSEN.10	ASC1SEN	all XC16x
OPSEN.8	CC6SEN	XC164, XC167
OPSEN.5	PFLSEN	all devices with program flash
OPSEN.0	ADCSEN	all XC16x

## IIC X.H1 Maximum IIC Bus Data Rate at low $f_{CPU}$

The extended IIC bus data rate of 400 Kbit/s cannot be used for clock frequencies  $f_{CPU} < 8 \text{ MHz}$ . When a lower CPU frequency is used system limitations (frequency accuracy and duty cycle of serial clock SCL) have to be considered.

## IIC X.H2 Timing of Bit IRQD

The Data Transfer Event Interrupt Request Flag IRQD in register IIC\_ST is set to '1' after the acknowledge bit of the last byte has been received or transmitted.

If bit IIC\_CON.INT = 0, IRQD is automatically cleared to '0' by HW with a delay of 1 module clock cycle upon a complete read or write accesses to the buffers RTB0...3 (according to the buffer size defined via bit field CI in register IIC\_CON). Therefore, after reading/writing RTB0...3, either

- add 5 NOPS, or
- read status register IIC\_ST twice

before evaluating the status of flag IRQD.

## **POWER X.H1 Initialization of SYSCON3 for Power Saving Modes**

For minimum power consumption during power saving modes, all modules which are not required should be disabled in register SYSCON3, i.e. the corresponding disable bits should be set to '1', including bits which are marked as 'reserved' (this provides compatibility with future devices, since all SYSCON3 bits are disable bits).

In test chip devices (marked as TC), SYSCON3 bits 14, 9, and 4 will always be read as 0, while in the final production version, reading these bits will return the written value. This e.g. allows to check the shut-down status of peripherals equipped with peripheral shut-down handshake.

Beginning with the AA-step of the XC161CJ/XC164CS, bit SYSCON.14 (RTCDIS) is implemented for control of the Real Time Clock (RTC) module. Its default value after reset is RTCDIS = 0, i.e. RTC on.

## **POWER X.H2.1 Power Consumption during Clock System Configuration**

In the following situations

- (1) during and after a hardware reset (from falling edge on RSTIN# until oscillator lock)
  - (2) after wake-up from sleep mode until oscillator lock
  - (3) after a clock failure (PLL unlock or oscillator fail) until clock reconfiguration by software
- the device is internally clocked by the VCO running on the base frequency of the currently selected VCO band divided by 16. This results in an operating frequency range of 3.75 .. 11.25 MHz.

Systems designed for lower target frequencies should consider the increased power consumption due to the potential frequency increase during these phases of operation.

Exception in **bypass mode with VCO off**: in cases (2) and (3) the device stops until it again receives a clock from the oscillator.

## **RSTOUT X.H1 RSTOUT# driven by weak driver during HW Reset**

A weak driver (see specification in Data Sheet) has been implemented on pin RSTOUT# which is driven low while RSTIN# is asserted low. After the end of the internal reset sequence, RSTOUT# operates in default mode (strong driver/sharp edge mode, i.e. POCON20.PDM3N[15:12] = 0000b). The software setting POCON20.PDM3N[15:12] = xx11b is not supported and should not be selected by software, otherwise pin RSTOUT# floats.

## **SCU X.H1 Shutdown handshake by software reset (SRST) instruction**

In the pre-reset phase of the software reset instruction, the SCU requests a shutdown from the active modules equipped with shutdown handshake (see Section 8.3.4 in User's Manual, volume System Units). The pre-reset phase is complete as soon as all modules acknowledge the shutdown state.

As a consequence, e.g. the A/D converter will only acknowledge the request after the current conversion is finished (fixed channel single conversion mode), or after conversion of channel 0 (auto scan single conversion mode). If the 'wait for DAT read' mode is selected (bit ADWR = 1), the ADC does not acknowledge the request if the conversion result from register DAT has not been read.

Therefore, before the SRST instruction is executed, it is recommended e.g. in the continuous (fixed or auto scan) conversion modes to switch to fixed channel single conversion mode (ADM = 00) and perform one last conversion in order to stop the ADC in a defined way. In the auto scan conversion modes, this switch is performed after conversion of channel 0. If a 0-to-1 transition is forced in the start bit ADST by software, a new conversion is immediately started. If the 'wait for DAT read' mode is selected, register DAT must be read after the last conversion is finished.

The external bus controller e.g. may not acknowledge a shutdown request if bus arbitration is enabled and the HOLD# input is asserted low.

## **SCU X.H2**      **Preservation of internal RAM contents after reset**

After a power-up hardware reset the RAM contents are undefined.

The contents of the on-chip RAM modules are preserved during a software reset or a watchdog timer reset.

Because a hardware reset can occur asynchronously to internal operation, it may interrupt a current write operation and so inadvertently corrupt the contents of on-chip RAM. RAM contents are preserved if the hardware reset occurs during Power-Down mode, during Sleep mode, or during Idle mode with no PEC transfers enabled.

After any reset, some DPRAM locations are used by the internal start-up code and will therefore be overwritten.

## **SCU X.H3**      **Effect of PLLDIV on Duty Cycle of CLKOUT**

When using even values (0..14) for the output divider PLLDIV in register PLLCON, the duty cycle for signal CLKOUT may be below its nominal value of 50%. This should only be a problem for applications that use both the rising and the falling edge of signal CLKOUT.

When using odd values (1..15) for PLLDIV, where PLLDIV = 15 (0Fh) is selected by hardware only during clock system emergency mode or reconfiguration, the duty cycle for signal CLKOUT is on its nominal value of 50%

PLLDIV	0	2	4	6	8	10	12	14
Duty Cycle [%]	45	33.33	40	42.86	44.44	45.45	46.13	46.67

## **SCU X.H4**      **Changing PLLCON in emergency mode**

While the clock system is in emergency mode (e.g. after wake-up from sleep, or due to an external clock failure), the clock output divider is set to 16, i.e. PLLDIV = 0Fh in register PLLCON. Emergency mode is only terminated if the internal oscillator lock counter has received 2048 clock ticks from XTAL1 after wake-up from sleep mode (when the oscillator was off during sleep).

If PLLCON is written in emergency mode, all settings except bypass modes (PLLCTRL = 0Xb) become effective immediately within a few clock cycles. As long as the system clock is still derived from the VCO, and if a relatively small value k is written to PLLDIV, this results in the system running on an internal frequency of  $f_{vco}/k$  that may exceed the specified frequency limit for the device.

In general, it is recommended to wait until PLLDIV < 0Fh before PLLCON is written. Use a timeout limit in case a permanent clock failure is present.

## **FOCON X.H1**      **Read access to register FOCON**

Bit FOTL and bit field FOCNT in register FOCON are marked as 'rh' in the User's Manual, i.e. they can not be modified by software. If register FOCON is read directly after it was written, the value read back from the positions of FOTL and FOCNT represents the value that was written by the preceding instruction, but not the actual contents of FOTL and FOCNT. In order to obtain correct values for FOTL

and FOCNT, either insert one NOP or other instruction that does not write to FOCON, or read FOCON twice and discard the first result.

### **RTC X.H1.2 Resetting and Disabling of the Real Time Clock**

Register RTC\_CON is not affected by a hardware/software/watchdog reset. After power-up, it is undefined. A reset of the RTC module is achieved by setting bit SYSCON0.15/RTCRST = 1. This way, register RTC\_CON is set to 8003h (RTC runs, prescaler by 8 enabled).

The RTC clocking mode (synchronous, asynchronous) is determined by bit SYSCON0.14/RTCCM. Note that register SYSCON0 is not affected by a software or watchdog reset. This means that when a software or watchdog reset occurred while the RTC module was in asynchronous mode (selected by bit SYSCON0.14/RTCCM = 1), it will return to asynchronous mode after a RTC reset triggered by setting bit SYSCON0.15/RTCRST = 1 with a bit instruction.

For a software or watchdog reset that is followed by an initialization of the RTC module, it is recommended to

- select synchronous RTC clocking mode, i.e. clear bit SYSCON0.14/RTCCM = 0
- reset the RTC module, i.e. set bit SYSCON0.15/RTCRST = 1.

This may be achieved with one word or bit field instruction, e.g.

```
EXTR #1  
BFLDH SYSCON0, #0C0h, #80h ; RTCRST = 1, RTCCM = 0  
wait_accpos: EXTR #1  
JNB ACCPOS, wait_accpos ; wait until bit ACCPOS = 1
```

When the RTC module is not used and shall be disabled after a (power-on) hardware reset, the following steps are recommended:

1. reset the RTC by setting bit SYSCON0.15/RTCRST = 1
2. clear the RTC run bit by setting RTC\_CON.0/RUN = 0
3. disable the RTC module by setting bit SYSCON3.14/RTCDIS = 1.

### **ADC X.H2 Handling of Results of Injected Conversions by the A/D Converter**

In order to initialize the ADC for injected conversions, i.e. an A/D conversion of the channel specified by bits 15..12 of register ADC\_DAT2, the following setting in register ADC\_CON or ADC\_CTR0 is required:

- ADCIN = 1 (Channel Injection Enable Control), and
- ADWR = 1 (Wait for Read Control)

An injected conversion can then be triggered either by software (bit ADCRQ = 1), or by a capture/compare event of channel CC31, or by a period match of timer T13 (XC164/XC167 only).

After the completion of the current conversion (if any is in progress) the converter will start (inject) the conversion of the specified channel. When the conversion of this channel is complete, the result will be placed into the alternate result register ADC\_DAT2, and a Channel Injection Complete Interrupt request will be generated, which uses the interrupt request flag ADEIR (for this reason the Wait for Read Mode is required).

**Note:** The result of injected conversions is **directly** written to ADC\_DAT2. This register always contains the last (i.e. most up to date) result. If the previous result has not been read in the meantime, it is **overwritten**. Standard conversions, which may be performed alternating with injected conversions, are suspended if the temporary buffer is full (due to ADWR = 1).

**Recommendation:** applications which rely on the fact that the result of injected conversions is not overwritten may use e.g. PEC transfers with high priority to store the results into a table in memory for later evaluation.

See also XC167-16 User's Manual, V2.0, 2004-04, Volume 2 (Peripheral Units), p.16-15

## 5. Documentation Update

- XC167 System Units – Draft User's Manual V1.1, 2002-12:
  - p. 4-16: the reset value for register CPUCON1 is 0007h
  - p. 4-17: the reset value for register CPUCON2 is 8FBBh
  - p. 8-35: the reset value for register SYSCON3 is 9FD0h,  
i.e. not all modules are enabled after reset
  - p. 8-4: duration of internal reset sequence:  $t_{RST} = (2^{RSTLEN}) / t_{WDT}$  (instead of  $(2^{RSTLEN+1}) / t_{WDT}$ )
  - p. 8-40:

### WDTCON X.D1

### Write access to register WDTCON

A write access to register WDTCON in **unprotected** or **secured** mode (e.g. before execution of EINIT, or by using a special command sequence) directly

- copies bit field WDTREL of register WDTCON to the high byte of the watchdog timer register WDT
- clears the low byte of register WDT,
- and selects the WDT clock prescaler factor according to bit field WDTIN.

This means that an effective write to WDTCON has the same effect as execution of instruction SRVWDT.

- XC167 Peripheral Units – Draft User's Manual V1.1, 2002-12:
  - p. 9-13: Table 9-3 (RTC Reload Values) refers to operation with prescaler factor 8.  
Some of the values in Table 9-3 are incorrect, therefore the following formula should be used:  
 $T14REL = 10000h - \text{Base} \times \text{RTC Input Frequency} / \text{Prescaler Factor}$

Extract from next revision of the Peripheral Units User's Manual:

### TwinCAN X.D1      Minimum Module Clock Frequencies for TwinCAN

The functionality of the TwinCAN module is programmable in several respects. In order to operate at a specific baudrate with a given functionality a certain minimum module clock frequency is required. **Table 21-6** lists some examples for certain configurations. These examples cover the worst case conditions where the CPU executes accesses to the TwinCAN module consecutively and with maximum speed.

The module clock frequency can be reduced (see last column of **Table 21-6**) if no frames without data (data frames with DLC = 0 or remote frames) are transferred over the CAN bus. This is possible, because internal operations can be executed while the data part is transferred.

**Table 21-6 Minimum Module Clock Frequencies for 1 Mbit/s**

	<b>1 Node active, DLC <math>\geq 0</math></b>	<b>2 Nodes active, DLC <math>\geq 0</math></b>	<b>2 Nodes active, DLC <math>\geq 1</math></b>
<b>FIFO/gateway enabled</b>	21 MHz	36 MHz	32 MHz
<b>No FIFO/gateway</b>	20 MHz	29 MHz	26 MHz

**Note:** The given numbers are required for the maximum CAN bus speed of 1 Mbit/s. For lower bit-rates the minimum module clock frequency can be reduced linearly, i.e. half the frequency is required for a bit-rate of 500 kbit/s.

However, if two nodes are operated with different bit-rates, the module clock frequency must be chosen according to the fastest node.

## Modifications in step AC (and following)

The following modifications have been performed on devices with stepping code/markings **AC** and higher:

### **POR TS X.D1** Port Output Control Registers (POCONz)

The encoding of the port driver modes in bit field PDMyN of the Port Output Control Registers POCONz ( $y=0..3$ ,  $z=0L, 0H, 1L, 1H, 2..4, 6, 7, 9$ ) has been modified for weak and medium driver mode as listed below. The settings for strong driver mode remain unchanged.

<b>Bit field POCONz.PDMyN</b>	<b>Mode</b>	<b>Notes</b>
0011	weak driver	
0100	medium driver	1)
0101	medium driver	1)
0110	medium driver	1)
0111	reserved	2)

#### **Notes:**

- 1) There is no difference in the port output characteristics (driver strength, edge shape) between the 3 selections for medium driver mode ( $PDMyN = 010Xb, 0110b$ ). The electrical characteristics are comparable to medium driver/sharp edge mode of the XC16x-16F step AB devices.
- 2) Currently, weak driver mode is selected for setting 0111b. However there will be approximately 30  $\mu A$  (low level) to 80  $\mu A$  (high level) additional current on Vddp per pin which is configured as output in weak driver mode. To avoid this, **use only setting 0011b for weak driver mode**.

## Modification of Flash Command Sequence Definitions for step AC (and future steps)

Beginning with step **(ES-)AC**, the definitions for the following flash commands will be changed. This will be documented in the next revision of the System Units User's Manual.

Affected commands:

**Enter Page Mode**  
**Write Page**  
**Write User Configuration Page (Enter Security Page Mode)**

Modified versions of the utilities MiniMon and Memtool will be available on  
[http://www.infineon.com/cgi/ecrm.dll/ecrm/scripts/prod\\_cat.jsp?oid=-8137](http://www.infineon.com/cgi/ecrm.dll/ecrm/scripts/prod_cat.jsp?oid=-8137)

Extract from next revision of the System Units User's Manual:

**Table 3-3 Command Sequence Definitions (Organizational Accesses)**

Cycle	Reset to Read Mode	Clear Status	Read Flash Status or Margin	Write Margin
1	A = Cx'xxAA H D = xxF0 H	A = Cx'xxAA H D = xxF5 H	A = RLOC D = <status>	A = Cx'xxAA H D = xxFA H
2				A = FF'F00C H D = margin

**Notes:**

**RLOC** is the respective register offset (rr) within the Flash register area starting at FF'F000 H (FF'F0rr H).

<**status**> is the returned status word.

**margin** is the control word used for margin control.

The shown virtual address (Cx'xxAA H) must point to the Flash space (e.g. C0'00AA H).

**Table 3-4 Command Sequence Definitions (Programming & Erasing)**

Cycle	Enter Page Mode <sup>1)</sup>	Load Page Data Word <sup>2)</sup>	Write Page <sup>3)</sup>	Erase Sector <sup>1)</sup>	Erase Wordline <sup>1)</sup>
1	A = Cx'xxAA H D = xx50 H	A = Cx'xxF2 H D = WDAT	A = Cx'xxAA H D = xxA0 H	A = Cx'xxAA H D = xx80 H	A = Cx'xxAA H D = xx80 H
2	<b>A = WLOC</b> <b>D = xxAH</b>		<b>A = Cx'xx5AH</b> <b>D = xxAH</b>	A = Cx'xx54 H D = xxAA H	A = Cx'xx54 H D = xxAA H
3				A = SLOC D = xx33 H	A = WLA D = xx03 H

1) While protection is enabled, this command sequence is rejected.

2) Words written in excess of the buffer capacity of 128 bytes are lost.

3) This command sequence is only accepted if page mode has been entered before.

**Notes:**

**WLOC** is the first (lowest) location of the 128-byte block to which the 128-byte buffer shall be written, e.g. C0'AB80 H or C0'AC00 H (128-byte boundary).

**WDAT** is the data word which shall be stored in the buffer.

**SLOC** is the first (lowest) location within the target sector, e.g. C0'6000 H for sector 3.

**WLA** is the first (lowest) location of the 256-byte wordline to be erased, e.g. C1'FF00 H for the uppermost 256 bytes (top of sector 5).

**Table 3-5 Command Sequence Definitions (Protection Control)**

Cycle	Disable Read Protection	Disable Write Protection	Re-Enable Protection	Erase Security Wordline <sup>1)</sup>	Enter SecurityPage Mode <sup>1)</sup>
1	A = Cx'xx3C H D = xx00 H	A = Cx'xx3C H D = xx00 H	A = Cx'xx5E H D = xx5E H	A = Cx'xxAA H D = xx80 H	A = Cx'xxAA H <b>D = xx55 H</b>
2	A = Cx'xx54 H D = PW1	A = Cx'xx54 H D = PW1		A = Cx'xx54 H D = xxA5 H	A = SECLOC D = xxAA H
3	A = Cx'xxAA H D = PW2	A = Cx'xxAA H D = PW2		A = SECWLA D = xx53 H	
4	A = Cx'xx54 H D = PW3	A = Cx'xx54 H D = PW3			
5	A = Cx'xxAA H D = PW4	A = Cx'xxAA H D = PW4			
6	A = Cx'xx5A H D = xx55 H	A = Cx'xx5A H D = xx05 H			

1) While protection is enabled, this command sequence is rejected.

*Note: A Reset-To-Read command cannot be executed while the 2nd or the 4th password is expected. In this case the command is taken as a password.*

Notes:

**SECLOC** is the first (lowest) location of the 128-byte block within the security sector to which the 128-byte buffer shall be written, e.g. C0'0080 H or C0'0100 H.

**SECWLA** is the first (lowest) location of the 256-byte security wordline to be erased, e.g. C0'0100 H for the upper 256-byte wordline.

**PWn** is one of the four passwords building the 64-bit security code (n = 1 ... 4).

If a page shall be programmed in a normal (user) sector, and the most recent programming/erase operations have been targeted to the security sector, then a sector or wordline erase (to any wordline/sector) within the normal (user) flash area must be performed prior to page programming. For all subsequent page programming operations no extra erase operation is required, as long as they stay within the normal (user) flash area.

If a security wordline shall be programmed, and the most recent erase/programming operations have been targeted to the normal (user) flash space, then a security wordline erase must be performed prior to programming the security page.

Product and Test Engineering Group, Munich